DESCRIPTION | FUNCTIONAL DESCRIPTION | CONNECTION DIAGRAM (16-pin DIP) | FUNCTION TABLE | INPUT LOADING / FAN-OUT | DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE | AC CHARACTERISTICS | AC OPERATING REQUIREMENTS
========================================================================
Family: Fairchild FAST (Advanced Schottky TTL)
Source: 1985 Fairchild FAST Data Book, pages 4-268 ... 4-270
(shared data sheet with the 'F398, see 54F74F398.txt). The 1980
data book carries the 'F399 in its Section 3 selection guide
only (page 3-20, description and logic symbol).
Status: Released data sheet
Ratings: Vcc = +5.0 V +/-5%, TA = 0 to +70 deg C
The 'F398 and 'F399 are the logical equivalent of a quad 2-input multiplexer feeding into four edge-triggered flip-flops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flip-flops on the rising edge of the clock. The 'F399 is the 16-pin version of the 'F398, with only the Q outputs of the flip-flops available. o Select Inputs from Two Data Sources o Fully Positive Edge-Triggered Operation o Both True and Complement Outputs -- 'F398
The 'F398 and 'F399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (I0x, I1x) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The 'F398 has both Q and /Q outputs.
Pin Function Pin Function --- -------------------------- --- -------------------------- 1 S Common Select 16 Vcc 2 Qa True output a 15 Qd True output d 3 I0a Source 0 data input a 14 I0d Source 0 data input d 4 I1a Source 1 data input a 13 I1d Source 1 data input d 5 I1b Source 1 data input b 12 I1c Source 1 data input c 6 I0b Source 0 data input b 11 I0c Source 0 data input c 7 Qb True output b 10 Qc True output c 8 GND 9 CP Clock Pulse CP is active on the rising edge of the clock, and drives all four flip-flops in parallel. The complement outputs of the 'F398 are not brought out on the 'F399.
Inputs Output
----------- -------
S I0 I1 Q
- -- -- ---
l l X L
l h X H
h X l L
h X h H
H = HIGH voltage level; L = LOW voltage level; X = immaterial.
h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock
transition.
l = LOW voltage level one setup time prior to the LOW-to-HIGH clock
transition.
Pin Names Description U.L. HIGH/LOW ---------- -------------------------------------- ------------- S Common Select Input 0.5 / 0.375 CP Clock Pulse Input (Active Rising Edge) 0.5 / 0.375 I0a - I0d Data Inputs from Source 0 0.5 / 0.375 I1a - I1d Data Inputs from Source 1 0.5 / 0.375 Qa - Qd Register True Outputs 25 / 12.5
Symbol Parameter Min Typ Max Units Conditions
------ -------------------- --- --- --- ----- ----------------------
ICC Power Supply Current 22 34 mA Vcc = Max, VIN = Gnd,
CP = rising edge
TA = +25 C 74F
Vcc = +5.0V TA/Vcc = Com
Symbol Parameter CL Min Typ Max Min Max Units
------ ----------------------------- ----- --- --- --- --- ---- -----
fmax Input Clock Frequency -- 100 140 -- 100 -- MHz
tPLH Prop Delay CP to Q 50 pF 3.0 5.7 7.5 3.0 8.5 ns
tPHL Prop Delay CP to Q 50 pF 3.0 6.8 9.5 3.0 10.0 ns
TA = +25 C 74F
Vcc = +5.0V TA/Vcc = Com
Symbol Parameter Min Typ Max Min Max Units
------ ------------------------------------- --- --- --- --- --- -----
ts (H) Setup Time, HIGH -- In to CP 3.0 -- -- 3.0 -- ns
ts (L) Setup Time, LOW -- In to CP 3.0 -- -- 3.0 -- ns
th (H) Hold Time, HIGH -- In to CP 1.0 -- -- 1.0 -- ns
th (L) Hold Time, LOW -- In to CP 1.0 -- -- 1.0 -- ns
ts (H) Setup Time, HIGH -- S to CP 7.5 -- -- 8.5 -- ns
ts (L) Setup Time, LOW -- S to CP 7.5 -- -- 8.5 -- ns
th (H) Hold Time, HIGH -- S to CP 0 -- -- 0 -- ns
th (L) Hold Time, LOW -- S to CP 0 -- -- 0 -- ns
tw (H) CP Pulse Width, HIGH 4.0 -- -- 4.0 -- ns
tw (L) CP Pulse Width, LOW 5.0 -- -- 5.0 -- ns
Data sheet transcription as plain text
No model for this device yet — only the data sheet transcription above.